pub fn round_verilog() -> Result<String, RHDLError>
Emits the isolated RHDL round kernel as Verilog for synthesis gates.
Returns an error if RHDL cannot compile, lower, or render the kernel.