pub fn generate_iterative_verilog() -> Result<String, RHDLError>
Generate the 24-cycle iterative engine and its RHDL-owned storage modules.
Returns an RHDL compilation or Verilog-lowering error.